

DS21Q348DK 3.3V E1/T1/J1 Line Interface Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21Q348 design kit is an evaluation board for the DS21Q348 3.3V E1/T1/J1 line interface. The DS21Q348DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board comes complete with a line interface unit (LIU), transformers, termination resistors, configuration switches, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21Q348DK	DS21Q348 (Quad BGA) Design Kit

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21Q348
- High-Level Software Provides Visual Access to Registers
- Software-Controlled (Register Mapped)
 Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1
- Multitap Transformer Facilitates True Impedance Matching for 75 Ω and 120 Ω /100 Ω Paths



1 of 17 REV: 060303

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
1	1	3.3V E1/T1/J1 line interface, 0°C to +70°C, 144-pin BGA	Dallas Semiconductor	DS21Q348
C1, C2, C6, C10, C12, C22, C24	7	0.47μF 10%, 25V ceramic capacitors (1206)	Digi-Key	PCC1891CT-ND
C13–C16	4	0.1μF 10%, 25V ceramic capacitors (1206)	Digi-Key	PCC1883CT-ND
C17–C20	4	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C3–C5, C7, C8, C11, C21, C23, C25, C26	10	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C9	1	10μF 20%, 16V tantalum capacitors (B case)	Digi-Key	PCS3106CT-ND
DS1-DS5	5	LED, red, SMD	Digi-Key	P500CT-ND
J1, J6–J13	9	Right-angle, 5-pin BNC connectors	Kruvand	UCBJR220
J14	1	Right-angle RJ45, 8-pin, 4-port jack	Molex	43223-8140
J15, J16	2	50-pin, dual row, vertical SMD sockets	Samtec	TFM-125-02-S-D-LC
J2	1	10-pin, dual row, vertical connector	Digi-Key	S2012-05-ND
J3–J5	_	8-row by 2-column pin strip, 0.1" centers, 0.025" post	NA	Lab Stock
R17, R20, R21, R25, R28–R36, R53	14	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R18, R19, R22–R24, R26, R27	7	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R1–R16, R37–R41, R54–R57	25	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R42, R43	2	1.0kΩ 1%, 1/10W resistors (0805)	Digi-Key	P1.00KCCT-ND
R44-R51	8	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
T1–T4	4	XFMR, dual, 16-pin SMT	Pulse Engineering	TX1099
U1	1	Xilinx CPLD 72 macrocell, 100-pin TQFP, 3.3V	Avnet	XC95142XL- 10TQ100C

BASIC OPERATION

Hardware Configuration

Using the DK101 Processor Board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector is unused. Additionally, the TIM 5V supply headers are unused.)
- All processor-board DIP switch settings should be in the ON position with the exception of the flashprogramming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation in options were used, click the Start button on the Windows toolbar and select Programs—ChipView—ChipView.

Using the DK2000 Processor Board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected
 to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation in options were used, click the Start button on the Windows toolbar and select Programs—ChipView—ChipView.

General:

- Upon power-up, the RCL LEDs are lit, and the INT LED is off.
- After power-up, the RCL LEDs extinguish upon external loopback.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Register View)

- The PC loads the program, offering a choice between DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select Register View.
- The program requests a definition file. Select DS21Q348DK02A0 CPLD.DEF.
- The Register View Screen appears, showing the register names, acronyms, and values. Note the CPLD def file
 contains a link such that the def file for the DS21Q348 is also loaded. Selection among the def files is
 accomplished using the drop-down box on the right-hand side of the program window.
- From the drop-down box select the DS21Q348 def file and configure register CCR3 of ports 1 through 4 with a 90h.
 - The device begins transmitting a pseudorandom bit sequence. Upon external loopback, the RCL LED extinguishes, denoting that the device has found a carrier and has successfully decoded the pseudorandom bit sequence. For more advanced configurations, please refer to the DS21Q348 data sheet.

Miscellaneous:

- Clock frequencies are provided by a register-mapped CPLD, which is on the DS21Q348 daughter card.
- The definition file for this CPLD is named DS21Q348DK02A0_CPLD.def. See CPLD Register Map definitions.

ADDRESS MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets in the *Daughter Card Address Map* table are relative to the beginning of the daughter card address space.

Daughter Card Address Map

OFFSET	DEVICE	FUNCTION	
0X0000 to 0X0015	CPLD	Board ID, clock and signal routing	
0X2000 to 0X2015	LIU Port 1		
0X3000 to 0X3015	LIU Port 2	Board is populated with either the DS21Q348 or the DS21446 Please see the factory data sheet for details.	
0X4000 to 0X4015	LIU Port 3		
0X5000 to 0X5015	LIU Port 4		

Registers in the CPLD can be easily modified using ChipView, a host-based user-interface software, with the definition file named $ds21q348dk02A0_cpld.def$. This file is included as part of the design kit documentation download (accessed through the DS21Q348's quick view data sheet). The definition file for the LIU is named DS21Q348.def.

CPLD Register Map

OFFSET	REGISTER	TYPE	FUNCTION
0X0000	BID	Read-Only	Board ID
0X0001			Unused
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	MCLK_SRC	Read-Write	MCLK Source Register
0X0012	TCLK1_SRC	Read-Write	TCLK1 Source Register
0X0013	TCLK2_SRC	Read-Write	TCLK2 Source Register
0X0014	TCLK3_SRC	Read-Write	TCLK3 Source Register
0X0015	TCLK4_SRC	Read-Write	TCLK4 Source Register

ID Registers

OFFSET	NAME	FUNCTION
0X0000	BID	Board ID. BID is read-only with a value of 0xD.
0X0002	XBIDH	High Nibble Extended Board ID. XBIDH is read-only with a value of 0x00.
0X0003	XBIDM	Middle Nibble Extended Board ID. XBIDM is read-only with a value of 0x02.
0X0004	XBIDL	Low Nibble Extended Board ID. XBIDL is read-only with a value of 0x00.
0X0005	BREV	Board FAB Revision. BREV is read-only and displays the current fab revision.
0X0006	AREV	Board Assembly Revision. AREV is read-only and displays the assembly revision.
0X0007	PREV	PLD Revision. PREV is read-only and displays the current PLD firmware revision.

Control Registers

The control registers are used set the clock frequency on the MCLK and TCLK pins. Options are 1.544MHz, 2.048MHz, external source (through AUX CLK BNC), and tri-state.

MCLK_SRC: MCLK SOURCE (OFFSET = 0x0011) INITIAL VALUE = 0x1

(MSB)							
_	_		_	HI Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	MCLK_SRC.3	1 = Tri-state MCLK.
EXTOSC	MCLK_SRC.2	1 = Connect MCLK to the external oscillator.
2048MHZ	MCLK_SRC.1	1 = Connect MCLK to the 2.048MHz clock.
1544MHZ	MCLK SRC.0	1 = Connect MCLK to the 1.544MHz clock.

TCLK1_SRC: TCLK SOURCE (OFFSET = 0x0012) INITIAL VALUE = 0x1

(MSB)							
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK1_SRC.3	1 = Tri-state TCLK1.
EXTOSC	TCLK1_SRC.2	1 = Connect TCLK1 to the external oscillator.
2048MHZ	TCLK1_SRC.1	1 = Connect TCLK1 to the 2.048MHz clock.
1544MHZ	TCLK1_SRC.0	1 = Connect TCLK1 to the 1.544MHz clock.

TCLK2_SRC: TCLK SOURCE (OFFSET = 0x0013) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK2_SRC.3	1 = Tri-state TCLK2.
EXTOSC	TCLK2_SRC.2	1 = Connect TCLK2 to the external oscillator.
2048MHZ	TCLK2_SRC.1	1 = Connect TCLK2 to the 2.048MHz clock.
1544MHZ	TCLK2_SRC.0	1 = Connect TCLK2 to the 1.544MHz clock.

TCLK3_SRC: TCLK SOURCE (OFFSET = 0x0014) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK3_SRC.3	1 = Tri-state TCLK3.
EXTOSC	TCLK3_SRC.2	1 = Connect TCLK3 to the external oscillator.
2048MHZ	TCLK3_SRC.1	1 = Connect TCLK3 to the 2.048MHz clock.
1544MHZ	TCLK3_SRC.0	1 = Connect TCLK3 to the 1.544MHz clock.

TCLK4_SRC: TCLK SOURCE (OFFSET = 0x0015) INITIAL VALUE = 0x1

(MSB)							
	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION			
HI_Z	TCLK4_SRC.3	1 = Tri-state TCLK4.			
EXTOSC	TCLK4_SRC.2	1 = Connect TCLK4 to the external oscillator.			
2048MHZ	TCLK4_SRC.1	1 = Connect TCLK4 to the 2.048MHz clock.			
1544MHZ	TCLK4_SRC.0	1 = Connect TCLK4 to the 1.544MHz clock.			

DS21Q348 INFORMATION

For more information about the DS21Q348, please consult the DS21Q348 data sheet available on our website, www.maxim-ic.com/DS21Q348.

DS21Q348DK INFORMATION


For more information about the DS21Q348DK, including software downloads, please consult the DS21Q348DK data sheet available on our website at www.maxim-ic.com/DS21Q348DK.


TECHNICAL SUPPORT


For additional technical support, please email your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21Q348 schematics are featured in the following 11 pages.























	8	7	6	5	4	3	2	1	
ם	A0 3C5() A1 3C6() A2 3C6() A3 3C6() A4 2B4() A12 3C3() A13 3B3() A14 3B3() A15 3B3() ALE 2C8(B150 2C4(B151 2B4)	4AB< 4AB< 9C2<>	TCLK9 4D3 9C1 > 2 TCLK4 4D3 9C1 > 2 TDI 4B8 > 4C8 TDO 4B8 > 4C7 TEST 2C4 > 4C7 THS 4B8 > 4C7 TNEG1 9D4 > 2C4 TNEG2 9D4 > 2C4 TNEG3 9C4 > 2C4 TNEG4 9C4 > 2A4 TNEG5 9D5 > 2C4 TNEG6 9C4 > 2A4 TNEG8 9C5 > 2A4 TPOS1 9D5 > 2C4 TPOS2 9D5 > 2C4 TPOS3 9C5 > 2A4 TPOS3 9C5 > 2A4 TPOS4 9C5 > 2A4 TRING1 2D1 > 5B6	97< 77< 77< 77< 78< 88< 88<					ם
С	CLILGS84_T 393-5' CS1 464-5' CS2 4C4-5' CS3 484-5' CS4 488-6' CS4 387-7' DKBRD_RESET 386-5' DS21.49_RESET 2C4-6' D_RD0 286-5' D_RD1 286-5' D_RD2 286-6' D_RD3 286-5' D_RD4 286-5' D_RD4 286-5' D_RD5 286-5'	9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 9820 98	TRING2 2C15 5BBc TRING3 2B15 7BBc TRING4 2A15 8BBc TTIP1 2D15 5BBc TTIP2 2C15 5BBc TTIP2 2C15 5BBc TTIP2 2A15 7BBc TTIP4 2A15 8BBc TTIP4 2A15 8BBc USM 2C44 AAB5 WE_T 3BBC WA 4C44 2BBc						С
В	INT 2845. MCLK 4930. PBEO1 224. PBEO2 2C4. PBEO3 284. PBEO3 284. PBEO3 70. PBEO3 70. PBECARYNC 3C7. PPC_RXCLN 3C7. PPC_RXCLN 3C7. PPC_TXDLX 3C7. PPC_TXDLX 3C7. PC_TXDLX 3C7.	9524							В
А	TCK 4B8<> TCLK1 4D3<>	95245 95246 95347 95447 95447 95547 95557 95557 95557 95567 2014 2014 2014 2014 2014 2014 2014 2014				TITLE:		DATE: 07/15/02	А
	1CLK2 4B3<	901♦ 202₹	6	5	4	FNGINFFR:	Q348 DESIGN KIT WS 2	PAGE: 10 OF 11	

	8	7	6	5	4	3	2	1	\neg
ם	**** Part Cross-Reference for 1 DS210348 2A3 2B3 2B5 C1 CAP 9A4 C2 CAP 9A5 C3 CAP 9A5 C5 CAP 9A5 C5 CAP 9A6 C6 CAP 9A6 C7 CAP 9A6 C8 CAP 9A6 C9 CAP 9A6 C10 CAP 9A6 C11 CAP 9A6 C11 CAP 9A6 C11 CAP 9A6 C12 CAP 9A6 C13 CAP 9A6	203 203	R2B RES 4BB R29 RES 9C7 R30 RES 9C5 R31 RES 9DB R32 RES 9D7 R34 RES 9D7 R36 RES 9D7 R37 RES 3B6 R38 RES 4A6 R40 RES 4A8 R40 RES 4A6 R40 RES 4A6 R42 RES 4A6 R42 RES 4A6 R42 RES 4A6 R42 RES 4A6 R43 RES 4A6						ם
С	C14 CAP SAS C15 CAP GAS C15 CAP GAS C16 CAP GAS C17 CAP BCS C19 CAP BCS C19 CAP TCS C20 CAP SCS C21 CAP SCS C21 CAP SA4 C22 CAP SA4 C22 CAP SA3 C24 CAP SA3 C25 CAP SA2 C35 LED AA2 D35 LED AA2 D35 LED AA3		R44 RES 6AS R45 RES 6AS R45 RES 5AS R47 RES 5AS R47 RES 5AS R48 RES 6AS R49 RES 7AS R49 RES 7AS R50 RES 6AS R51 RES 7AS R52 AS R54 RES 5A1 R55 RES 7AS R55 RES 7AS R55 RES 7AS R56 RES 7AS R57 RES 8A1 T1 XFMR_2IN_4OUT 8A4 BC4 T2 XFMR_2IN_4OUT 8A4 BC4 T3 XFMR_2IN_4OUT 8A4 C4 T4 XFMR_2IN_4OUT 8A4 C4 T5 XFMR_2IN_4OUT 8A4 C4 T7 XFMR_2IN_4OUT 8A4 C4 T7 XFMR_2IN_4OUT 8A4 C4 T7 XFMR_2IN_4OUT 8A4 BC4 T7 XFMR_2IN_4OUT 8A4 BC4 T8 XFMR_2IN_4OUT 8A4 BC4 T9 XFMR_IN_4OUT 8A4 BC4 TP XF						С
В	J2 CONN_16P 4CB J3 CONN_16P 9D4 J4 CONN_16P 9C2 J5 CONN_16P 9D2 J6 CONN_BNC_SPIN 7A2 J7 CONN_BNC_SPIN 7A2 J8 CONN_BNC_SPIN 8A1 J8 CONN_BNC_SPIN 8D1 J10 CONN_BNC_SPIN 7D2 J11 CONN_BNC_SPIN 7D2 J12 CONN_BNC_SPIN 8D1 J13 CONN_BNC_SPIN 8D1 J14 RJ45_8 5C2 6C2 7C2 J15 CONN_SPP2 3D3 J16 CONN_SPP2 3D7 R1 RES 7C6 R2 RES 8A5 R3 RES 8B5		TP3 TSTPNT_SNG 4D2 TP4 TSTPNT_SNG 3C8 TP5 TSTPNT_SNG 3C8 TP6 TSTPNT_SNG 3C8 TP7 TSTPNT_SNG 3C8 TP8 TSTPNT_SNG 3C8 TP8 TSTPNT_SNG 3C8 TP8 TSTPNT_SNG 3C8 U1 XILINX_XCSS72XL 4D4 4D7						В
А	R4 RES 7C6 R5 RES 7BB R6 RES 7BB R7 RES 5C6 R8 RES 6C6 R8 RES 6C6 R10 RES 6A6 R11 RES 5C6 R12 RES 5C6 R13 RES 5C6 R14 RES 5C6 R13 RES 5B6 R14 RES 5A6 R15 RES 6C5 R16 RES 6C5 R17 RES 6C5 R17 RES 4A9 R18 RES 4A3 R20 RES 440 R21 RES 440 R21 RES 440 R22 RES 440 R23 RES 440 R24 RES 440 R25 RES 440 R26 RES 440 R27 RES 440 R28 RES 440 R29 RES 440 R20 RES 440 R21 RES 440 R22 RES 440 R24 RES 440 R25 RES 440 R26 RES 440 R27 RES 440 R28 RES 440 R29 RES 440 R29 RES 440 R20 RES 440 R21 RES 440 R22 RES 440 R24 RES 440 R25 RES 440 R26 RES 440 R27 RES 440 R26 RES 440 R27 RES 440 R27 RES 440 R28 RES 440 R29 RES 440 R29 RES 440 R20 RES 440 R21 RES 440 R21 RES 440 R22 RES 440 R24 RES 440 R25 RES 440 R26 RES 440 R27 RES 440 R27 RES 440 R28 RES 440 R28 RES 440 R29 RES 440 R26 RES 440 R27 R27 R27 R28						0348 DESIGN KIT	DATE: 07/15/02	A
			T	_			WS	PAGE: 11 OF 11	
	8	7	6	5	4	3	2	1	