## Product Specification

## PE42440

## Product Description

The PE42440 is a HaRPTM-enhanced SP4T RF Switch developed on the UltraCMOS ${ }^{\circledR}$ process technology. This general-purpose switch contains 4 identical RF ports and can be used in a multitude of applications up to 3000 MHz . It integrates on-board CMOS control logic with a low voltage CMOScompatible control interface and requires no DC blocking capacitors. This RoHS-compliant part is available in a standard $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN package.

Peregrine's HaRP ${ }^{\text {TM }}$ technology enhancements deliver high linearity and exceptional harmonics performance. It is an innovative feature of the UltraCMOS ${ }^{\circledR}$ process, providing performance superior to GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


Figure 2. Package Type
$16 \mathrm{~L} 3 \times 3 \times 0.75 \mathrm{~mm}$ QFN


Table 1. Electrical Specifications: $\operatorname{Temp}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.75 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operational Frequency |  | 50 |  | 3000 | MHz |
| Insertion Loss (RFC - RFX) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 0.45 \\ 0.5 \\ 0.85 \end{gathered}$ | $\begin{gathered} 0.65 \\ 0.7 \\ 1.15 \end{gathered}$ | dB <br> dB <br> dB |
| Return Loss (RFC - RFX, Active Ports) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 22 \\ & 15 \\ & 11 \end{aligned}$ |  | dB <br> dB <br> dB |
| Isolation (RFC - RFX) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 31 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 34 \\ & 28 \\ & 22 \end{aligned}$ |  | dB <br> dB <br> dB |
| Input IP2 | $50-3000 \mathrm{MHz},+18 \mathrm{dBm}$ per tone, 1 MHz spacing |  | 96 |  | dBm |
| Input IP3 | $50-3000 \mathrm{MHz},+18 \mathrm{dBm}$ per tone, 1 MHz spacing |  | 67 |  | dBm |
| P1dB ${ }^{1}$ | $50-3000 \mathrm{MHz}$ |  | 41.5 |  | dBm |
| Switching time | 50\% CNTL to 10/90\% of RF |  | 2 |  | $\mu \mathrm{s}$ |

Note: 1. Please refer to Maximum Operating Pin (50 ) in Table 4

Table 2. Electrical Specifications, Worst Case Conditions: Temp =85 ${ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.65 \mathrm{~V}\left(Z_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operational Frequency |  | 50 |  | 3000 | MHz |
| Insertion Loss (RFC - RFX) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 0.65 \\ 1.0 \end{gathered}$ | $\begin{aligned} & 0.65 \\ & 0.75 \\ & 1.25 \end{aligned}$ | dB <br> dB <br> dB |
| Return Loss (RFC - RFX, Active Ports) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 21 \\ & 15 \\ & 10 \end{aligned}$ |  | dB <br> dB <br> dB |
| Isolation (RFC - RFX) | $\begin{aligned} & 50-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \\ & 20 \end{aligned}$ | $\begin{aligned} & 32 \\ & 26 \\ & 22 \end{aligned}$ |  | dB <br> dB <br> dB |
| Input IP2 | $50-3000 \mathrm{MHz},+18 \mathrm{dBm}$ per tone, 1 MHz spacing |  | 95 |  | dBm |
| Input IP3 | $50-3000 \mathrm{MHz},+18 \mathrm{dBm}$ per tone, 1 MHz spacing |  | 66 |  | dBm |
| P1dB ${ }^{1}$ | 50-3000 MHz |  | 41 |  | dBm |
| Switching time | 50\% CNTL to 10/90\% of RF |  | 2 |  | $\mu \mathrm{s}$ |

Note: 1. Please refer to Maximum Operating Pin (50 ) in Table 4

Figure 3. Pin Configuration (Top View)


Table 3. Pin Descriptions

| Pin No. | Pin Name | Description |
| :--- | :---: | :--- |
| 1 | GND | Ground |
| 2 | VDD $^{2}$ | Supply |
| 3 | V2 | Switch control input, CMOS logic level |
| 4 | V1 | Switch control input, CMOS logic level |
| 5 | GND | Ground |
| 6 | RF4 $^{1}$ | RF Port 4 |
| 7 | GND $^{1}$ | Ground |
| 8 | RF3 $^{1}$ | RF Port 3 |
| 9 | GND $^{2}$ | Ground |
| 10 | GND $^{1}$ | Ground |
| 11 | RFC $^{1}$ | RF Common |
| 12 | GND | Ground |
| 13 | RF1 $^{1}$ | RF Port 1 |
| 14 | GND | Ground |
| 15 | RF2 | RF Port 2 |
| 16 | N/C | No Connect |
| Paddle | GND | Exposed ground paddle |

Notes: 1. All RF pins must be DC blocked with an external series capacitor or held at $0 \mathrm{~V}_{\mathrm{DC}}$

## Table 4. Operating Ranges ${ }^{4}$

| Parameter | Symbol | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.65 | 2.75 | 3.3 | V |
| ID Power Supply Current <br> $\left(\mathrm{V}_{\mathrm{DD}}=2.75 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{DD}}$ |  | 13 | 50 | $\mu \mathrm{~A}$ |
| RF input power (50Q) |  |  |  |  |  |
| $(50-500 \mathrm{MHz})$ <br> $(500-3000 \mathrm{MHz})$ | $\mathrm{P}_{\mathrm{IN}}$ |  |  | +28 | dBm |
| Control Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | 1.4 |  |  | V |
| Control Voltage Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  | 0.4 | V |
| Temperature Range | $\mathrm{T}_{\mathrm{OP}}$ | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{ST}}$ | -65 | +25 | +160 | ${ }^{\circ} \mathrm{C}$ |

Note: 1. Operation should be restricted to the limits in the Operating Ranges table

Table 5. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| V | Voltage on any DC input | -0.3 | $V_{D D}+0.3$ | V |
| $\mathrm{P}_{\text {IN }}(50 \Omega){ }^{1}$ | RF input power$(50-500 \mathrm{MHz})$ <br> $(500-3000 \mathrm{MHz})$ |  | $\begin{aligned} & +28 \\ & +33 \end{aligned}$ | dBm dBm |
| $\mathrm{V}_{\text {ESD }}$ | $H B M^{2}$ ESD Voltage, RFC pin |  | 4000 | V |
|  | $\mathrm{HBM}^{2}$ ESD Voltage, all pins |  | 2000 | V |
|  | MM ESD Voltage, RFC pin |  | 300 | V |
|  | MM ESD Voltage, all pins |  | 100 | V |
| Notes: 1. $\mathrm{V}_{\mathrm{DD}}$ within operating range specified in Table 4 <br> 2. ESD Voltage (HBM, MIL-STD-883 Method 3015.7) |  |  |  |  |

Exceeding absolute maximum ratings may cause permanent damage. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Table 6. Truth Table

| Path | V2 | V1 |
| :--- | :---: | :---: |
| RFC - RF1 | 0 | 0 |
| RFC - RF2 | 1 | 0 |
| RFC - RF3 | 0 | 1 |
| RFC - RF4 | 1 | 1 |

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\oplus}$ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42440 in the 16 -lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN package is MSL1.

## Switching Frequency

The PE42440 has a maximum 25 kHz switching rate.

## Evaluation Kit

The SP4T switch EK Board was designed to ease customer evaluation of Peregrine's PE42440. The RF common port is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. RF1, RF2, RF3 and RF4 are connected through $50 \Omega$ transmission lines via SMA connectors J3, J 5 , J2 and J4, respectively. A through $50 \Omega$ transmission is available via SMA connectors J6 and J7. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a four metal layer FR4 material with a total thickness of 62 mils.
The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 32 mils, trace gaps of 25 mils, and metal thickness of 2.1 mils.

Figure 4. Evaluation Board Layouts
Peregrine Specification 101-0287-03


Figure 5. Evaluation Board Schematic
Peregrine Specification 102-0339-02


## Typical Performance Data

Figure 6. Insertion Loss: RFC-RF @ $\mathbf{2 5}^{\circ} \mathrm{C}$


Figure 8. Isolation: RFC-RF @ $\mathbf{2 5}^{\boldsymbol{\circ}} \mathrm{C}$


Figure 7. Insertion Loss: RFC-RF @ 2.75V


Figure 9. Isolation: RFC-RF @ 2.75V


Figure 10. Return Loss at Active Port @ $25^{\circ} \mathrm{C}$


Figure 11. Return Loss at Active Port @ 2.75 V


Figure 12. Maximum Operating Power vs. Frequency


Figure 13. Package Drawing
16-lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QFN


19-0128

Figure 14. Marking Specifications


Figure 15. Tape and Reel Specifications
16-lead $3 \times 3 \times 0.75 \mathrm{~mm}$ QF



$$
\begin{aligned}
& \mathrm{Ao}=3.30 \pm 0.1 \mathrm{~mm} \\
& \mathrm{Bo}=3.30 \pm 0.1 \mathrm{~mm} \\
& \mathrm{Ko}=1.10 \pm 0.1 \mathrm{~mm}
\end{aligned}
$$

$\operatorname{SECTIT} N A-A$
Tape Feed Direction
NTES:

2. [AMEE IN CDMPLINLE NITH EIA 48I
 AS TAE PISITIDN F PICKET, NII PICKET HEE


## Table 7. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :--- | :---: | :---: | :---: |
| PE42440MLBB-Z | PE42440G-16QFN $3 \times 3 \mathrm{~mm}-3000 \mathrm{C}$ | Green 16 -lead $3 \times 3 \mathrm{~mm}$ QFN | 3000 units $/$ T\&R |
| EK42440-02 | PE42440-16QFN $3 \times 3 \mathrm{~mm}-$ EK | Evaluation Kit | $1 /$ Box |

## Sales Contact and Information

For Sales and contact information please visit www.psemi.com.

[^0]No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party.
Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. All other trademarks mentioned herein are the property of their respective companies.


[^0]:    Advance information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product
    Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

    The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

